

N-channel 80 V, 4.2 mΩ typ., 110 A STripFET™ F7 Power MOSFET in an H²PAK-2 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

| Order code | V _{DS} | R _{DS(on)max.} | I _D | P _{TOT} |
|--------------|-----------------|-------------------------|----------------|------------------|
| STH130N8F7-2 | 80 V | 5.0 mΩ | 110 A | 205 W |

- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness

Applications

- Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

| Order code | Marking | Package | Packaging |
|--------------|---------|----------------------|---------------|
| STH130N8F7-2 | 130N8F7 | H ² PAK-2 | Tape and reel |

Contents

| | | |
|----------|--|-----------|
| 1 | Electrical ratings | 3 |
| 2 | Electrical characteristics | 4 |
| 2.1 | Electrical characteristics (curves) | 6 |
| 3 | Test circuits | 8 |
| 4 | Package information | 9 |
| 4.1 | H ² PAK-2 package information..... | 10 |
| 4.2 | H ² PAK-2 packing information | 12 |
| 5 | Revision history | 14 |

1 Electrical ratings

Table 2: Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|----------------|---|------------|------------------|
| V_{DS} | Drain-source voltage | 80 | V |
| V_{GS} | Gate-source voltage | ± 20 | V |
| I_D | Drain current (continuous) at $T_c = 25^\circ\text{C}$ | 110 | A |
| I_D | Drain current (continuous) at $T_c = 100^\circ\text{C}$ | 100 | A |
| $I_{DM}^{(1)}$ | Drain current (pulsed) | 440 | A |
| P_{TOT} | Total dissipation at $T_c = 25^\circ\text{C}$ | 205 | W |
| $E_{AS}^{(2)}$ | Single pulse avalanche energy | 320 | mJ |
| T_j | Operating junction temperature range | -55 to 175 | $^\circ\text{C}$ |
| T_{stg} | Storage temperature range | | |

Notes:

(1)Pulse width is limited by safe operating area

(2)Starting $T_j = 25^\circ\text{C}$, $I_D = 55\text{ A}$, $V_{DD} = 40\text{ V}$

Table 3: Thermal data

| Symbol | Parameter | Value | Unit |
|---------------------|----------------------------------|-------|--------------------|
| $R_{thj-case}$ | Thermal resistance junction-case | 0.73 | $^\circ\text{C/W}$ |
| $R_{thj-pcb}^{(1)}$ | Thermal resistance junction-pcb | 35 | $^\circ\text{C/W}$ |

Notes:(1)When mounted on FR-4 board of 1inch², 2 oz Cu

2 Electrical characteristics

($T_{CASE} = 25^\circ C$ unless otherwise specified)

Table 4: On/off states

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|---------------|-----------------------------------|--|------|------|------|-----------|
| $V_{(BR)DSS}$ | Drain-source breakdown voltage | $V_{GS} = 0 V, I_D = 250 \mu A$ | 80 | | | V |
| I_{DSS} | Zero gate voltage drain current | $V_{GS} = 0 V, V_{DS} = 80 V$ | | | 1 | μA |
| | | $V_{GS} = 0 V, V_{DS} = 80 V, T_J = 125^\circ C^{(1)}$ | | | 100 | μA |
| I_{GSS} | Gate-source leakage current | $V_{DS} = 0 V, V_{GS} = 20 V$ | | | 100 | nA |
| $V_{GS(th)}$ | Gate threshold voltage | $V_{DS} = V_{GS}, I_D = 250 \mu A$ | 2.5 | | 4.5 | V |
| $R_{DS(on)}$ | Static drain-source on-resistance | $V_{GS} = 10 V, I_D = 55 A$ | | 4.2 | 5.0 | $m\Omega$ |

Notes:

⁽¹⁾Defined by design, not subject to production test.

Table 5: Dynamic

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|-----------|------------------------------|---|------|------|------|------|
| C_{iss} | Input capacitance | $V_{DS} = 25 V, f = 1 MHz, V_{GS} = 0 V$ | - | 4500 | - | pF |
| C_{oss} | Output capacitance | | - | 1100 | - | pF |
| C_{rss} | Reverse transfer capacitance | | - | 110 | - | pF |
| Q_g | Total gate charge | $V_{DD} = 40 V, I_D = 110 A, V_{GS} = 0 \text{ to } 10 V$ | - | 60 | - | nC |
| Q_{gs} | Gate-source charge | | - | 25 | - | nC |
| Q_{gd} | Gate-drain charge | | - | 15 | - | nC |

Table 6: Switching times

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|--------------|---------------------|--|------|------|------|------|
| $t_{d(on)}$ | Turn-on delay time | $V_{DD} = 40 V, I_D = 55 A, R_G = 4.7 \Omega, V_{GS} = 10 V$ | - | 140 | - | ns |
| t_r | Rise time | | - | 210 | - | ns |
| $t_{d(off)}$ | Turn-off-delay time | | - | 190 | - | ns |
| t_f | Fall time | | - | 120 | - | ns |

Figure 14: "Test circuit for gate charge behavior"

Table 7: Source drain diode

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|------------------------------|--------------------------|---|------|------|------|------|
| V_{SD} (¹) | Forward on voltage | $I_{SD} = 110 \text{ A}, V_{GS} = 0 \text{ V}$ | - | | 1.2 | V |
| t_{rr} | Reverse recovery time | $I_{SD} = 110 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s},$ $V_{DD} = 80 \text{ V}, T_j = 150 \text{ }^\circ\text{C}$ | - | 45 | | ns |
| Q_{rr} | Reverse recovery charge | | - | 54 | | nC |
| I_{RRM} | Reverse recovery current | <i>Figure 15: "Test circuit for inductive load switching and diode recovery times"</i> | - | 2.5 | | A |

Notes:(1)Pulse test: pulse duration = 300 μs , duty cycle 1.5%

2.1 Electrical characteristics (curves)









Figure 8: Static drain-source on-resistance**Figure 9: Source-drain diode forward characteristics****Figure 10: Normalized gate threshold voltage vs. temperature****Figure 11: Normalized on-resistance vs temperature****Figure 12: Normalized $V_{(BR)DSS}$ vs. temperature**

3 Test circuits

Figure 13: Test circuit for resistive load switching times




Figure 14: Test circuit for gate charge behavior




Figure 15: Test circuit for inductive load switching and diode recovery times




Figure 16: Unclamped inductive load test circuit




Figure 17: Unclamped inductive waveform





Figure 18: Switching time waveform



4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.

4.1 H²PAK-2 package information



Figure 19: H²PAK-2 package outline

Table 8: H²PAK-2 package mechanical data

| Dim. | mm | | |
|------|-------|------|-------|
| | Min. | Typ. | Max. |
| A | 4.30 | | 4.70 |
| A1 | 0.03 | | 0.20 |
| C | 1.17 | | 1.37 |
| e | 4.98 | | 5.18 |
| E | 0.50 | | 0.90 |
| F | 0.78 | | 0.85 |
| H | 10.00 | | 10.40 |
| H1 | 7.40 | | 7.80 |
| L | 15.30 | | 15.80 |
| L1 | 1.27 | | 1.40 |
| L2 | 4.93 | | 5.23 |
| L3 | 6.85 | | 7.25 |
| L4 | 1.5 | | 1.7 |
| M | 2.6 | | 2.9 |
| R | 0.20 | | 0.60 |
| V | 0° | | 8° |

Figure 20: H²PAK-2 recommended footprint

4.2 H²PAK-2 packing information

Figure 21: Tape outline




Figure 22: Reel outline




Table 9: Tape and reel mechanical data

| Tape | | | Reel | | |
|------|------|------|---------------|------|------|
| Dim. | mm | | Dim. | mm | |
| | Min. | Max. | | Min. | Max. |
| A0 | 10.5 | 10.7 | A | | 330 |
| B0 | 15.7 | 15.9 | B | 1.5 | |
| D | 1.5 | 1.6 | C | 12.8 | 13.2 |
| D1 | 1.59 | 1.61 | D | 20.2 | |
| E | 1.65 | 1.85 | G | 24.4 | 26.4 |
| F | 11.4 | 11.6 | N | 100 | |
| K0 | 4.8 | 5.0 | T | | 30.4 |
| P0 | 3.9 | 4.1 | | | |
| P1 | 11.9 | 12.1 | Base quantity | | 1000 |
| P2 | 1.9 | 2.1 | Bulk quantity | | 1000 |
| R | 50 | | | | |
| T | 0.25 | 0.35 | | | |
| W | 23.7 | 24.3 | | | |

5 Revision history

Table 10: Document revision history

| Date | Revision | Changes |
|-------------|----------|---|
| 10-Dec-2014 | 1 | First release. |
| 13-Mar-2017 | 2 | Datasheet promoted from preliminary data to production data. Modified features table on cover page. Modified <i>Table 2: "Absolute maximum ratings"</i> , <i>Table 3: "Thermal data"</i> , <i>Table 4: "On/off states"</i> , <i>Table 5: "Dynamic"</i> , <i>Table 6: "Switching times"</i> and <i>Table 7: "Source drain diode"</i> . Added <i>Section 2.1: "Electrical characteristics (curves)"</i> Minor text changes. |

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved